



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS,
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/029,848	12/31/2001	Jae Hyung Lee	049128-5034	5336

9629 7590 08/09/2004

MORGAN LEWIS & BOCKIUS LLP
1111 PENNSYLVANIA AVENUE NW
WASHINGTON, DC 20004

EXAMINER

NELSON, ALECIA DIANE

ART UNIT	PAPER NUMBER
----------	--------------

2675

DATE MAILED: 08/09/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/029,848

Applicant(s)

LEE ET AL.

Examiner

Alecia D. Nelson

Art Unit

2675

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 06 April 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-9,11,12,14 and 15 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-9,11,12,14 and 15 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Priority

1. Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d).

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
4. ***Claims 1-7, 11, and 12*** are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishimura (U.S. Patent No. 2001/0002829) in view of Youn (U.S. Patent No. 5,856,816).

With reference to **claims 1 and 11**, Nishimura teaches a liquid crystal polarity inversion driver determining whether a polarity of a liquid crystal is inverted and inverting the polarity of the liquid crystal in accordance with the determined result (see paragraph 43-44); a first data polarity inversion driver (10-1) determining whether a first data transition is occurred in the first data, and inverting the polarity of the first data in accordance with the determined result (see paragraph 49); a second data polarity inversion driver (10-2) determining whether a second data transition is occurred and inverting the polarity of the second data in accordance with the determined result (see paragraph 49).

While teaching dividing all data signals into groups which are feed to the data polarity inversion circuits (A-D), there is no disclosure towards the first data being odd data and the second data being even data.

Youn teaches a liquid crystal display wherein data is divided into even and odd portions externally from the drive IC and latched in first and second data latches (22, 23). Three signals of the n-bit odd data and three signals of the even data latched by first and second data latches are latched to 3m-by-n odd line and even line by the latch pulse (see column 4, line 60-column 5, line 3).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention to allow that the data be divided into even and odd groups as taught by Youn, to be used in a system similar to that which is taught by Nishimura, which allows for 2-port data polarity inversion. By allow such a combination a large

high-resolution liquid crystal display with a reduction in frequency EMI and power consumption (see Youn column 1, lines 21-33; column 5, lines 44-53).

With reference to **claims 2, 3, and 12**, Nishimura teaches that the first data polarity inversion driver includes, a first data transition part (11) determining whether the first data transition has occurred in the first data and outputting a first signal (inv1) (see paragraph 53); a first data polarity inversion signal summer (21) counting the number of first signal that a data polarity is changed according to the first data transition and determining whether an output level is high or low (see paragraph 57); and a first data polarity inversion signal output part (22) receiving the first signal and the determined output level from the first data transition part and the first data polarity inversion signal summer and outputting an inverting signal (dd1-24) for inverting output data (paragraph 57, Fig. 4). With further reference to **claim 3**, Nishimura teaches that the components of data polarity inversion judgment units (10-1 through 10-4) have the same construction, therefore the construction of the second data polarity inversion driver 910-2) has the same construction to that which is described with reference to the first data polarity inversion driver (10-1).

With reference to **claims 4 and 5**, Nishimura teaches that the first and second data transition part includes first (13) and second (14) flip-flops and an exclusive logical sum gate (23) comparing current data with previous data to determine whether the first

data transition has occurred in accordance with the compared result (see paragraph 53).

With reference to **claims 6 and 7**, Nishimura teaches that the first and second data inversion signal summer includes an adder (42, 44) adding the number of data with a data transition from the first and second data transition part; and a majority detector (46) determining whether the added number of the data is higher than a first reference value (see paragraph 57).

5. **Claims 8 and 9** are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishimura in view of Youn as applied to **claim 1** above, and further in view of Applicant's admittance of prior art.

Nishimura and Youn teach all that is required as explained above with reference to **claim 1**, however fails to teach that the data polarity inversion signal output part includes a multiplexor receiving the signal from the summer to invert the output data. However, there is no disclosure of the usage of a summer and outputting inverted data as explained above.

Applicant's admitted prior art teaches as first data polarity inversion signal output part which includes a multiplexor (48, 50) receiving a first polarity inversion signal from the first data polarity inversion signal summer (32) to invert the output data (see paragraph 23).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention to allow the output part to consist of a multiplexor, as disclosed by the applicant's admittance of prior art, in a system composed similar to that which is taught by Nishimura and Youn as explained above to thereby provide a liquid crystal display which outputs inverted data to be applied to the liquid crystal panel in order to reduce the amount of change of data output which reduces power consumption and noise generated..

6. **Claims 14 and 15** are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishimura in view of Youn as applied to **claim 11** above, and further in view of Gooding et al. (U.S. Patent No. 4,580,265).

Nishimura and Youn teach all that is required as explained above with reference to **claim 11** as explained above, however fail to teach that the total number of bits is 18 and the first and second data bits is 9 as recited in the claim.

Gooding et al. teaches an integrated circuit (10) connected to a second circuit (12) wherein the first circuit (10) receives the even and odd bytes of data to be transmitted to the second circuit (12), wherein the even and odd bytes of data each comprise nine binary bits. Thereby the total number of the input data bit is 18.

Therefore it would have been obvious to one having ordinary skill in the art to allow for the usage even and odd data bits being inputted into a IC as taught by Gooding, to be used in a system similar to that which is taught by Nishimura and Youn

as explained above in order to reduce the transmission of erroneous data and thereby reduce the effects of EMI on the display (see Gooding et al. column 2, lines 13-26)..

Response to Arguments

7. Applicant's arguments with respect to ***claims 1-9, 11, 12, 14, and 15*** have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alecia D. Nelson whose telephone number is (703) 305-0143. The examiner can normally be reached on Monday-Friday 9:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steve Saras can be reached on (703) 305-9720. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

9. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



adn/ADN
July 29, 2004